### INTEGRATED CIRCUITS

# DATA SHEET

### 74LVC827A

10-bit buffer/line driver with 5-volt tolerant inputs/outputs (3-State)

Poduct specification





### 10-bit buffer/line driver with 5-volt tolerant inputs/outputs (3-State)

74LVC827A

#### **FEATURES**

- 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic
- Supply voltage range of 2.7V to 3.6V
- Complies with JEDEC standard no. 8-1A
- CMOS low power consumption
- Direct interface with TTL levels
- High impedance when V<sub>CC</sub> = 0V

#### DESCRIPTION

The 74LVC827A is a high performance, low-power, low-voltage Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3V or 5.0V devices. In 3-state operation, outputs can handle 5V. This feature allows the use of these devices as translators in a mixed 3.3V/5V environment.

The 74LVC827A is a10-bit buffer/line driver with 3-State outputs The 3-State outputs are controlled by the output enable inputs  $\overline{OE}_1$  and  $\overline{OE}_2$ .

A HIGH on  $\overline{OE}_n$  causes the outputs to assume a high impedance

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay A <sub>n</sub> to Y <sub>n</sub>	$C_L = 50 \text{ pF};$ $V_{CC} = 3.3 \text{ V}$	4	ns
C <sub>I</sub>	Input capacitance		5.0	pF
C <sub>PD</sub>	Power dissipation capacitance per buffer	Notes 1 and 2	24	рF

#### NOTES:

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;

#### ORDERING INFORMATION

ONDERNING INTO ONINATION				
PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
24-Pin Plastic SO	-40°C to +85°C	74LVC827A D	74LVC827A D	SOT137-1
24-Pin Plastic SSOP Type II	-40°C to +85°C	74LVC827A DB	74LVC827A DB	SOT340-1
24-Pin Plastic TSSOP Type I	-40°C to +85°C	74LVC827A PW	7LVC827APW DH	SOT355-1

#### PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1, 13	$\overline{OE}_1,\overline{OE}_2$	Output enable input (active LOW)
2, 3, 4, 5, 6, 7, 8, 9, 10, 11	A <sub>0</sub> to A <sub>9</sub>	Data inputs
12	GND	Ground (0 V)
23, 22, 21, 20, 19, 18, 17, 16, 15, 14	Y <sub>0</sub> to Y <sub>9</sub>	Bus outputs
24	V <sub>CC</sub>	Positive supply voltage

#### **FUNCTION TABLE**

	INPUTS									
OE <sub>1</sub>	OE <sub>2</sub>	An	Yn							
L	L	L	L							
L	L	Н	Н							
Х	Н	Х	Z							
Н	Х	Х	Z							

H = HIGH voltage level

L = LOW voltage level

X = Don't care Z = high impedance OFF-state

<sup>1.</sup>  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ )


 $<sup>\</sup>sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$ 

<sup>2.</sup> The condition is  $V_I = GND$  to  $V_{CC}$ 


## 10-bit buffer/line driver with 5-volt tolerant inputs/outputs (3-State)

### 74LVC827A


#### **PIN CONFIGURATION**



### LOGIC SYMBOL (IEEE/IEC)




#### **LOGIC SYMBOL**



## 10-bit buffer/line driver with 5-volt tolerant inputs/outputs (3-State)

74LVC827A

#### **FUNCTIONAL DIAGRAM**



#### **RECOMMENDED OPERATING CONDITIONS**

CVMDOL	DADAMETER	CONDITIONS	LIM	IITS	UNIT	
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX		
V	DC supply voltage (for max. speed performance)		2.7	3.6	V	
V <sub>CC</sub>	DC supply voltage (for low-voltage applications)		1.2	3.6	V	
VI	DC Input voltage range		0	5.5	V	
Vo	DC output voltage range; output HIGH or LOW state		0	V <sub>CC</sub>	V	
	DC output voltage range; output 3-State		0	5.5		
T <sub>amb</sub>	Operating ambient temperature range in free-air		-40	+85	°C	
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	V <sub>CC</sub> = 1.2 to 2.7V V <sub>CC</sub> = 2.7 to 3.6V	0 0	20 10	ns/V	

### 10-bit buffer/line driver with 5-volt tolerant inputs/outputs (3-State)

74LVC827A

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +6.5	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-50	mA
VI	DC input voltage	Note 2	-0.5 to +6.5	V
I <sub>OK</sub>	DC output diode current	$V_{O} > V_{CC}$ or $V_{O} < 0$	±50	mA
\/	DC output voltage; output HIGH or LOW state	Note 2	-0.5 to V <sub>CC</sub> +0.5	V
Vo	DC output voltage; output 3-State	Note 2	-0.5 to 6.5	V
ΙO	DC output source or sink current	$V_O = 0$ to $V_{CC}$	±50	mA
I <sub>GND</sub> , I <sub>CC</sub>	DC V <sub>CC</sub> or GND current		±100	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
P <sub>TOT</sub>	Power dissipation per package  – plastic mini-pack (SO)  – plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

#### NOTES:

#### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

			lι	IMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Temp = -	UNIT		
			MIN TYP		MAX	]
V	HICH lovel Input voltage	V <sub>CC</sub> = 1.2V	V <sub>CC</sub>			V
V <sub>IH</sub>	HIGH level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V	2.0			ľ
V	LOW level lanut voltage	V <sub>CC</sub> = 1.2V			GND	V
V <sub>IL</sub>	LOW level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V			0.8	]
		$V_{CC} = 2.7V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -12\text{mA}$	V <sub>CC</sub> - 0.5			
V	HICH lovel output voltage	$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -100\mu A$	V <sub>CC</sub> - 0.2	V <sub>CC</sub>		
V <sub>OH</sub>	HIGH level output voltage	$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -18$ mA	V <sub>CC</sub> - 0.6			ľ
		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -24$ mA	V <sub>CC</sub> -0.8			
		$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 12$ mA			0.40	
V <sub>OL</sub>	V <sub>OL</sub> LOW level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$			0.20	V
		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 24$ mA			0.55	

#### NOTES:

<sup>1.</sup> Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>2.</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.
 The specified overdrive current at the data input forces the data input to the opposite logic input state.

### 10-bit buffer/line driver with 5-volt tolerant inputs/outputs (3-State)

74LVC827A

#### DC ELECTRICAL CHARACTERISTICS (Continued)

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

				L			
SYMBOL	PARAMETER	TEST CONDITION	TEST CONDITIONS				
			MIN	TYP <sup>1</sup>	MAX		
t <sub>l</sub>	Input leakage current	$V_{CC} = 3.6V; V_I = 5.5V \text{ or GND}$	Not for I/O pins		±0.1	±5	μΑ
l <sub>OZ</sub>	3-State output OFF-state current	$V_{CC} = 3.6V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $V_O =$		0.1	±5	μΑ	
I <sub>off</sub>	Power off leakage supply	$V_{CC} = 0.0V$ ; $V_{I}$ or $V_{O} = 5.5V$			0.1	±10	μΑ
Icc	Quiescent supply current	$V_{CC} = 3.6V$ ; $V_I = V_{CC}$ or GND; $I_O$		0.1	10	μΑ	
Δl <sub>CC</sub>	Additional quiescent supply current per input pin	$V_{CC} = 2.7 \text{V to } 3.6 \text{V}; V_{I} = V_{CC} - 0.6 \text{V}$		5	500	μА	

#### NOTES:

- All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.
   The specified overdrive current at the data input forces the data input to the opposite logic input state.

#### **AC CHARACTERISTICS**

GND = 0V;  $t_f$  =  $t_f \leq$  2.5ns;  $C_L$  = 50pF;  $R_L$  = 500 $\Omega$ ;  $T_{amb}$  = -40°C to +85°C.

					I	LIMITS			
SYMBOL	PARAMETER	WAVEFORM	Vcc	= 3.3V ±0	).3V	V <sub>CC</sub> =	2.7V	V <sub>CC</sub> = 1.2V	UNIT
			MIN	TYP <sup>1</sup>	MAX	MIN	MAX	TYP	
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation delay 1A <sub>n</sub> to 1Y <sub>n</sub> ; 2A <sub>n</sub> to 2Y <sub>n</sub>	Figures 1, 3	1.5	4.0	6.7	1.5	7.1	15	ns
t <sub>PZH</sub> t <sub>PZL</sub>	3-State output enable time $\overline{\text{OE}}_1$ to $1Y_n$ ; $\overline{\text{OE}}_2$ to $2Y_n$	Figures 2, 3	1.5	5.4	8.5	1.5	9.5	25	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	3-State output disable time $\overline{OE}_1$ to $1Y_n$ ; $\overline{OE}_2$ to $2Y_n$	Figures 2, 3	1.5	4.0	6.7	1.5	7.3	11	ns

#### NOTE:

#### **AC WAVEFORMS**

 $V_M$  = 1.5V at  $V_{CC} \geq$  2.7V;  $V_M$  = 0.5  $V_{CC}$  at  $V_{CC} <$  2.7V.  $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.

 $V_X$  =  $V_{OL}$  + 0.3V at  $V_{CC}$   $\geq$  2.7V;  $V_X$  =  $V_{OL}$  + 0.1  $V_{CC}$  at  $V_{CC}$  < 2.7V  $V_Y = V_{OH} - 0.3V$  at  $V_{CC} \ge 2.7V$ ;  $V_Y = V_{OH} - 0.1 V_{CC}$  at  $V_{CC} < 2.7V$ 




Figure 1. The input  $(A_n)$  to output  $(Y_n)$  propagation delays.




Figure 2. 3-State enable and disable times.

<sup>1.</sup> Unless otherwise stated, all typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.

## 10-bit buffer/line driver with 5-volt tolerant inputs/outputs (3-State)

74LVC827A

#### **TEST CIRCUIT**





Figure 3. Load circuitry for switching times.

## 10-bit buffer/line driver with 5-volt tolerant inputs/outputs (3-State)

74LVC827A

#### SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bр	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE	EDCION	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT137-1	075E05	MS-013AD			<del>-95-01-24</del> 97-05-22

## 10-bit buffer/line driver with 5-volt tolerant inputs/outputs (3-State)

74LVC827A

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1



#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bр	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Œ	v	w	у	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	8.4 8.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.8 0.4	8° 0°

#### Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT340-1		MO-150AG		<b>(</b>	<del>-93-09-08</del> 95-02-04


1998 Sep 04 9

## 10-bit buffer/line driver with 5-volt tolerant inputs/outputs (3-State)

74LVC827A

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1





#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	А3	bр	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT355-1		MO-153AD			<del>93-06-16</del> 95-02-04	

1998 Sep 04 10

10-bit buffer/line driver with 5-volt tolerant inputs/outputs (3-State)

74LVC827A

**NOTES** 

## 10-bit buffer/line driver with 5-volt tolerant inputs/outputs (3-State)

74LVC827A

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 08-98

Document order number: 9397-750-04521

Let's make things better.

Philips Semiconductors



